Abstract:Synchronous reference frame phase locked loop (SRF-PLL) is a well established technique used for maintaining synchronism of a grid connected VSI with an electric grid. Many methods of PLL are present in the literature to achieve improved performance under nonideal grid condition. These solutions are based on SRF-PLL structure along with some modification to achieve improved performance. It is observed that faster and better performance are achieved at the expense of more computations. Moving average filter (MAF) SRF-PLL structure is one such solution that consumes less resources and gives a reasonably fast response. In this work the performance of a MAF-SRF-PLL structure is evaluated in terms of unit vector distortion and settling time under various nonideal grid conditions. Its performance is compared with that of two differently designed SRF-PLLs. This evaluation gives a clear idea about possible utilizations of these PLL structures under different possible nonideal grid conditions.
Introduction
Phase locked loop (PLL) or unit vector generation is an important part of the control unit of a grid connected power converter [1] [2] [3] . Open loop type of methods such as zero crossing detection [4] and stationary reference frame PLL [5] [6] [7] do not produce accurate phase information when the grid is nonideal. The closed loop approach based on synchronous reference frame (SRF) theory, popularly known as SRF-PLL, shows better phase tracking ability [1, 2] under nonideal grid situations. However, its performance in terms of response time and quality of generated unit vectors deteriorates [8, 9] .
Design methods of SRF-PLL can be based on bandwidth selection as well as unit vector quality in terms of THD [1, 2, 9] . A SRF-PLL with low bandwidth can show better phase tracking and unit vector generation ability under nonideal grid condition [9] . To achieve a fast response and better quality unit vector under nonideal grid condition several topologies of PLL have been suggested by researchers [8, 10, 11] . It can be observed that most of the improved solutions use the basic SRF-PLL structure and some modification to address nonideal situations. These PLL structures can be classified as follows:
• SRF-PLL with filters: Different filters such as low pass, notch, and MAF are used to filter out the noise part in the closed loop structure of SRF-PLL generated due to nonideal grid conditions [10, [12] [13] [14] [15] .
• Multiple reference frame based SRF-PLL: DDSRF-PLL structure uses two reference frames, both positive sequence and negative sequence, for extraction of phase and frequency information [8] . In MSRF-PLL topology separate reference frames are used for each phase [16] . * Correspondence: ghoshal.anirban@gmail.com • SRF-PLL with prior signal conditioning: In this method signal conditioning units or filters are used on sensed signals prior to being utilized as input to SRF-PLL. Examples of this method include using resonant integrators for SSI-PLL [17] and DSOGI-PLL [18, 19] . Another method, which is known as cascaded delay compensation, uses multiple filter structures for signal conditioning [11] .
In general, faster and better results have been shown to be achieved at the expense of more computations [11] .
In this regard, MAF-SRF-PLL is a solution that consumes significantly less computational resources and can perform reasonably well under several nonideal grid conditions [12, 20] .
Performance evaluation of PLL structures has generally been done by observing error in phase angle estimation for different grid conditions. Total harmonic distortion (THD) of generated unit vectors can also be used for performance evaluation and it has been utilized for design of SRF-PLL [9] and SOGI-PLL. However, performance evaluation of MAF-SRF-PLL using THD of unit vectors under different nonideal grid conditions does not exist in the current literature.
In this paper, extensive results, both simulation and hardware utilizing a grid simulating inverter, are presented on the performance of MAF-SRF-PLL under several nonideal grid conditions including fault situations. Its performance is compared with that of two designs of SRF-PLL, one of which is slow in response while the other has a faster response. Such an evaluation gives a clear idea about possible utilizations of these PLL structures considering different possible grid conditions and the possibility of providing ride-through ability to a grid connected converter.
In this paper, Section 1 contains the introduction to the topic addressed. Modeling, design equations, and a brief discussion on SRF-PLL are given in Section 2. Simulation results carried out using MATLAB are provided in Section 4. The experimental results obtained by utilizing a grid simulating inverter are presented in Section 5. The conclusions on this topic are presented in Section 6.
Operation of three phase SRF-PLL
A block diagram representation of a three phase SRF-PLL is shown in Figure 1 . The inputs to PLL are three phase voltages v r , v y and v b . Under balanced condition, the equations representing three phase voltages are given by (1) .
To obtain phase information v r , v y , and v b are transferred into a stationary two phase 'αβ ' system. The voltages in the ' αβ ' system, v α and v β , are related to v r , v y , and v b by (2) . The phase angle θ , shown in Figure 2 , can be obtained by synchronizing the voltage space vector V either along the q-axis or along the d-axis of a synchronously rotating reference frame. Let us assume that V is to be aligned with the q-axis as shown in Figure 2 . Then the position of the d-axis that makes an angle θ with the stationary α -axis is related to ' ωt ' by (3) .
In the PLL structure, shown in Figure 1 , θ gets estimated as θ e by integrating estimated frequency ω e , which is the summation of the output of the PI controller and the feed-forward frequency ω f f . Instantaneous voltages in synchronously rotating ' dq ' reference frame can be found using θ e from (4) and (5) .
The controller gains are designed such that v d follows the reference value, which will result in the estimated frequency ω e locking to system frequency ω and the estimated phase angle θ e being equal to the phase angle θ . This is the phase locked situation under balanced condition and θ e can be related to ωt by (3). Therefore, for balanced grid voltage condition, under the phase locked situation sinθ e = −cos(ωt) . Hence under phase locked situation unit vector sinθ e will be at phase opposition to R phase voltage v r . Now, if θ e ≈ θ then the space vector of voltage V gets aligned to the q-axis as shown in 2(a). Hence, from (4) the voltage vector along the synchronously rotating d-axis can be linearized to (6) .
Thus, the overall system in Figure 1 can be simplified to that shown in Figure 2 (b) using (6) . Detailed analysis and design of PI controller gains can be found in references [1, 2, 9] . Here values of different loop parameters of SRF-PLL were calculated by using the second order loop model described in [2] . The transfer function between θ e and θ is given in (7) . Comparison of (7) with a standard second order system gives the expressions, shown in (8), for natural frequency ( ω n ) of the closed loop SRF-PLL structure and damping coefficient (ζ pll ) in terms (1 + sτ )
Further, using (8) the PI controller parameters can be expressed as shown in (9) .
The design criteria for SRF-PLL can be decided in two different ways. The first one is by selecting ζ pll and ω n , which is also the corner frequency of the closed loop system, to obtain the desired damping and filtering performance. The system parameters under the name SRF1, shown in Table 1 , are designed based on ζ pll = 0.707 and ω n = 62.8 rad/s. The second approach, named SRF2, is by selecting a settling time (τ s ) and ζ pll . For a second order system the τ s and ω n are related by τ s = 4 ζ pll ωn following the 2 % criterion [21] . In this case, the system parameters are designed based on ζ pll = 0.707 and τ s = 10 ms, which results in ω n = 566 rad/s . Here the designs were chosen such that SRF1 has better filtering ability but this results in a slower response. In contrast, SRF2 has been designed for faster response time but this makes SRF2 poorer in filtering ability. Parameters of the two SRF-PLLs are listed in Table 1 . In Section 4 and Section 5, these two SRF-PLLs are compared with a MAF-SRF-PLL designed to have good filtering ability such that the THD of the unit vector is around 1% with a reasonably fast response time of nearly 60 ms.
MAF-SRF-PLL
A moving average filter (MAF) is a simple FIR filter. The purpose of using a MAF along with a SRF-PLL is to attenuate the ripple components in estimated v d and v q generated due to the presence of unbalance and harmonics. A simplified block diagram of the MAF-SRF-PLL is shown in Figure 3 . The unbalance in grid voltage produces a 2 nd order ripple, i.e. 100 Hz ripple when grid frequency is 50 Hz, in estimated values of v d and v q . Similarly, the harmonic voltages of order 6n ± 1 present in the grid are of concern. Because of transformation into the synchronously rotating reference frame these harmonic voltages appear as 6n harmonic. If by using a MAF the 2nd harmonic due to negative sequence voltage is cancelled, then the 6n harmonics also get cancelled as they are integer multiples of 2nd order harmonic. To cancel the 2nd harmonic, averaging has to be done over an even number of samples within its period. The settling time of this MAF will be equal to the time period of the 2nd harmonic. If the fundamental frequency is f and system sampling frequency is F s then there would be N number of samples within the period of 2nd harmonic where
Generally, 'N ' is a large number and if a MAF is designed to take an average over all these data then a large amount of storage would be necessary. Again N may not be an even number and hence there is a chance of error being introduced in the averaging process. For these reasons the use of a downsampler is proposed here to reduce the amount of data storage and to keep an even number of samples within the 2nd harmonic time period. Using a downsampler means that the controller receives information about changes in grid voltage at a slower rate. In this paper the design of the MAF-SRF-PLL and its bandwidth selection is based on [12] . Transfer function of such a filter is given by
Downsampling rate should not be so small such that system dynamics are affected. In this work the system sampling frequency is 10kHz and the downsampling rate is at 1kHz , resulting in only 10 samples necessary for the MAF.
Numerical comparison
For verification of the working principles of 3-Φ SRF-PLL and the 3 -Φ MAF-SRF-PLL a MATLAB based simulation study was carried out. The performances of the PLL structures in terms of settling time and THD of unit vectors were observed. Both balanced and unbalanced conditions of grid voltage were considered for study. 
Balanced grid voltage
Under balanced grid voltage condition the settling times of SRF1, SRF2, and MAF-SRF-PLL were observed and compared with expected settling times from designed bandwidth of individual PLL structures.
The start-up performance of SRF1 PLL is shown in Figure 4 The comparison of settling times along with designed bandwidth is given in Table 2 . It can be concluded that a MAF-SRF-PLL with its superior filtering ability can be designed to have a settling time of 60 ms, which is 3 fundamental cycles in a 50 Hz system.
Unbalanced grid voltage
The performances of SRF1, SRF2, and MAF-SRF-PLL under unbalanced grid voltage condition and during start-up are shown in Figure 5 . These results are for an unbalanced grid voltage condition when one phase voltage is at 85% of the nominal voltage and the other two phase voltages are at nominal voltage. By the definition of unbalance given in [22] this condition has nearly an unbalance of 5% . From these results it can be observed that the settling time responses are similar to that for the balanced situation. From Figure 5 (b) and A quantitative assessment of the unit vector qualities in terms of THD for two cases of unbalance are shown in Figure 6 . In the first case, R phase voltage is reduced to 85% of its nominal voltage causing a 5% unbalance [9, 22] . For the second case, the R phase voltage is reduced to 50% of its nominal voltage, causing around 16% of unbalance. For both cases, SRF1 PLL is able to generate unit vectors with THD of either less than or nearly 1% as shown in Figure 6 (a) and Figure 6 (b). As SRF2 PLL has a higher bandwidth the unit vectors produced by it are significantly distorted, which can be observed from the THD values shown in Figure 6 (c) and Figure 6 (d). However, for MAF-SRF-PLL due its ability to provide superior attenuation at 100 Hz the THD of the generated unit vectors are nearly 0% for both the conditions of unbalance, shown in Figure 6 (e) and Figure 6 (f).
Hence it can be concluded that the MAF-SRF-PLL is capable of generating superior quality unit vectors with reasonably fast time response. However, experimental validation of its operational qualities was done under several nonideal conditions. The results of those experiments are discussed in the next section.
Experimental evaluation
The above discussed MAF-SRF-PLL and SRF-PLL methods were implemented and tested for different conditions using Altera's cyclone-II series FPGA boards. For experiments the required three phase voltage signals were either derived from an available three phase grid or created using an inverter with a LCL filter. The FPGA controlled inverter with a LCL filter has been used to generate different nonideal conditions such as unbalanced grid voltage, distorted grid voltage, and voltage sag. At the output terminals of the LCL filter a balanced set of three phase resistor was connected. The neutral point of the star connected resistor was connected to the mid point of the DC bus capacitor of the inverter. Voltage drop across the resistors was sensed and taken as Figure 7 , was utilized to produce several nonideal grid conditions to assess the PLL structures. The PLL algorithms were implemented in FPGA. The computation was carried out in the fixed point arithmetic method with a register size of 16 bit. The clock frequency of the FPGA was set at 20 M Hz and the total execution time of the MAF-SRF-PLL was found to be 2.5 µs . Settling time and quality of produced unit vectors in terms of THD were chosen as the performance assessment indices. The tabulated values of THD of both sinθ e and cosθ e were calculated from the stored data on generated unit vectors. An off-line frequency spectrum analysis was carried out on each set of data and from which THD of unit vectors was calculated. Each of the tabulated results on THD is actually an average of 20 such sets of data. 
Balanced condition
The performance of the MAF-SRF-PLL was tested under balanced condition of three phase grid voltage and compared with SRF1 and SRF2 PLL. The applied test voltage waveforms are shown in Figure 8 . The startup performance of SRF1 is shown in Figure 9 . Under phase locked condition the R-phase voltage v r and unit vector sinθ e maintains a 180
• phase relationship, shown in Figure 9 (a), as explained in Section 2. The frequency estimation shown in Figure 9 (b) has a settling time of nearly 100 ms, which is close to the designed settling time. The THD of unit vectors, tabulated in Table 3 , were found to be 0.89% and 0.85% , respectively, for cosθ e and sinθ e . Similar observations in Figure 9 (c) and Figure 9 (d) show that the settling time for SRF2 PLL is nearly 10 ms and the unit vector THDs are 1.08% amd 1.02%. Figure 9 (e) shows the start-up performances of the MAF-SRF-PLL. The settling time for the MAF-SRF-PLL is around 60 ms , which can be observed from Figure 9 (f). The THD of unit vectors for the MAF-SRF-PLL was found to be 0.88% and 0.95% for the sine and cosine unit vectors, respectively. These data are tabulated in Table 3 . Hence it can be concluded that the MAF-SRF-PLL is capable of giving similar performance in terms of unit vector THD under balanced condition of grid voltage as that of SRF1 and SRF2. The PLL method SRF2 has the fastest response time among the three PLLs and the MAF-SRF PLL is capable of giving a faster response compared to SRF1, which is a low bandwidth PLL. 
Unbalanced condition
To test the performance of the MAF-SRF-PLL and compare it with SRF1 and SRF2 PLL under unbalanced grid voltage condition, an unbalanced set of voltages was generated using previously described inverter hardware. The generated test voltage waveforms, as shown in Figure 10 , have a 50% reduced voltage at R-phase and nominal voltages at other phases. Start-up performance under unbalanced condition for SRF1 PLL is shown in Figure 11 (a). It can be observed that sinθ e is in phase opposition to v r at steady state, which is an indication of phase locked condition according to the conventions assumed. Frequency estimation, shown in Figure 11 (b), by SRF1 PLL shows that the system has a settling time of about 100 ms . Also the presence of 100 Hz ripple due to unbalanced grid voltages can be observed from ω e , v d , and v q shown in Figure 11 (b). For the case of SRF2 PLL, shown in Figure 11 (c) and Figure 11 (d), though the response time is quicker the presence of 100 Hz ripple is more prominent due to its higher bandwidth. As for the MAF-SRF-PLL the response time is similar to that during balanced grid condition as can be observed from Figure 11 (e) and Figure 11 (f). However, the unit vector quality assessment shown in Table 4 shows that the unit vector THDs of SRF1 are close to 1.5% and of SRF2 are close to 8.6%, whereas for the MAF-SRF-PLL the THDs are close to 1.0%. This is the experimental verification of the ability of the MAF-SRF-PLL to produce better quality unit vectors under unbalanced grid condition compared to normal designs of SRF-PLL. 
Frequency variation
Grid frequency may vary from the nominal value because of load change and this is prominent in a weak grid such as a micro-grid. A FPGA based simulation was carried out first to test performance of the MAF-SRF-PLL during frequency variation. A separate FPGA board was used to create a three phase balanced variable frequency source for this purpose. As the supply frequency was given a step change from 50 Hz to 40 Hz the estimated frequency took about 60 ms, as seen in Figure 12 , to settle to the newer value.
To test the performance of the MAF-SRF-PLL and compare it with SRF1 and SRF2 at a frequency other than the nominal value of 50 Hz , a 3 − Φ source was created with a frequency of 47.5 Hz . Under this condition the PLL structures were tested and their performance in terms of settling time and unit vector THD were evaluated. The results in Figure 13 show that it has a settling time of nearly 10 ms. From Figure 13 (e) and Figure 13 (f) it can be observed that the settling times of the MAF-SRF-PLL structure are nearly 60 ms. The analysis on unit vector quality in terms of THD, listed in Table 5 , show that all the PLL structures produce similar quality of unit vectors with THD close to 1 % under balanced grid voltage condition at 47.5 Hz.
Hence it can be concluded that the MAF-SRF-PLL can work satisfactorily at a frequency other than the nominal supply frequency of 50 Hz .
Harmonics under balanced condition
The presence of harmonics can deteriorate the performance of a PLL. Therefore, a PLL should definitely be designed to extract positive sequence fundamental phase angle from a set of harmonic rich grid voltage. The dynamic performance in terms of settling time can be observed to remain the same as that during balanced undistorted grid voltage ( Table-6 ). The unit vector quality assessment listed in Table 6 shows that the MAF-SRF-PLL is able to produce a unit vector with THD of less than 1% . In comparison, unit vectors produced by SRF1 and SRF2 have higher THD. Also it can be observed from Figure 14 
Harmonics under unbalanced condition
The performance of the MAF-SRF-PLL was tested under unbalanced and distorted grid condition also. To create unbalance R-phase voltage v r was reduced to 50% of its nominal value while other phase voltages were kept at nominal values. To create a distorted grid condition, 5 th and 7 th harmonic voltages were added to all Figure 15 shows the capability of the MAF-SRF-PLL to extract frequency information and generated unit vectors locked to grid phase under the above described grid conditions. The THDs of unit vectors are tabulated in Table 7 ; they are 1.19% and 1.13% , which are close to 1%. This indicates the capability of the MAF-SRF-PLL to work under unbalanced and harmonic rich grid voltage condition. Figure 16 (c). The THDs of generated unit vectors are found to be 1.13% and 1.15%. It can be concluded that the MAF-SRF-PLL is capable of generating good quality unit vectors and perform frequency estimation at the above described grid voltage situation.
Harmonics at 47.5 Hz under unbalanced condition
The performance of the MAF-SRF-PLL was studied in the presence of harmonics at 47.5 Hz under unbalanced condition. Here also the MAF-SRF-PLL is able to show satisfactory performance in terms of frequency estimation and good quality unit vector generation. These can be observed from the results shown in Figure 17 and listed in Table 9 . 
Voltage sag
Voltage sag can occur in a grid due to faults, load change, induction motor starting etc [22] . Generally they last a few cycles and, depending on the severity of the cause, a significant drop in voltage magnitude can be experienced by equipment connected to the grid. Typically a voltage sag creates an unbalanced set of grid voltage that can potentially cause disruption in operation or damage to the equipment connected. According to [22] , voltage sag can be classified into seven different categories. The phasor diagram representation of different types of voltage sags is shown in Figure 18 . It has been shown by researchers that the type of voltage sag seen at the terminals of a piece of equipment is also influenced by transformer connections. However, in this section the test results for MAF-SRF-PLL performance under seven different types of sag are discussed. Also the quality of the generated unit vector was assessed in terms of THD during voltage sag causing unbalance in the grid voltage. The performances of SRF1, SRF2, and MAF-SRF-PLL were also compared for generated unit vector quality.
The performance of the MAF-SRF-PLL for a Type-A voltage sag, which is basically a three phase balanced sag, is shown in Figure 19 . From the responses shown in Figure 19 For a Type-B voltage sag where one phase voltage is affected only the performance of the MAF-SRF-PLL is also shown in Figure 19 . This has similarity with the earlier discussed performance considering the operation In similar experiments Type-E, Type-F, and Type-G voltage sags were generated by the hardware setup. The MAF-SRF-PLL was tested under these conditions also and the results are shown in Figure 20 . All the results confirm that the MAF-SRF-PLL structure is capable of producing unit vectors phase locked to fundamental positive sequences within 60 ms from the time of starting of a voltage sag.
A comparison of quality assessment of generated unit vectors amongst SRF1, SRF2, and MAF-SRF-PLL Table 10 . From these data it can be observed that the MAF-SRF-PLL can generate a superior quality unit vector in terms of THD under all seven types of sag conditions. Only under balanced sag situation, that is for Type-A sag, all three PLL designs produce nearly the same quality unit vector with THD of nearly 1%. SRF2 PLL produces unit vectors with high THD for all the remaining cases, which is not desirable. SRF1 design produces unit vectors with THD of slightly higher value for a few cases, which could be tolerable. For Type-C and Type-D sag conditions SRF1 design generates unit vectors with THD with nearly 2% , which is also on the higher side. However, the MAF-SRF-PLL is capable of producing unit vectors with THD below 1% for nearly all the cases.
Therefore, it can be concluded that the MAF-SRF-PLL has superior phase tracking ability under different types of voltage sag considering quality of unit vectors and settling time. • . Ch2 → ωe : 5V ≡ 50Hz .
Phase jump
Sudden phase change in load terminal voltage may occur if a large load is withdrawn from the supply system or due to faults in the grid. To observe the performance of the MAF-SRF-PLL under this situation again a FPGA based simulation was carried out. Application of a step change of 30 • in the system phase resulted in a disturbance in frequency estimation. The estimated frequency as observed from Figure 21 shows a settling time of nearly 60 ms. 
Single phase LG fault
During a single phase LG fault, voltage of the faulty phase may become almost zero. The voltage is restored after the fault is cleared. During the experiment R-phase voltage was made zero as shown in Figure 22 (a) to emulate a single phase LG fault situation. Figure 22 (b) shows generation of sinθ e and cosθ e and phase angle estimation during the occurrence of a fault. Generation of unit vectors during recovery from a fault is shown in Figure 22 . From the quality assessment of unit vectors in terms of THD, tabulated in Table 11 , the superior performance of the MAF-SRF-PLL structure compared to SRF1 and SRF2 designs can be observed under 1LG fault situation.
Therefore, it can be concluded from the above sets of experiments that a 3− Φ MAF-SRF-PLL is capable of producing good quality unit vectors at different nonideal grid conditions with a reasonably fast response time compared to standard designs of SRF-PLL. 
Conclusion
In this work a performance evaluation of a MAF-SRF-PLL was carried out in terms of unit vector THD and response time. The MAF-SRF-PLL structure is an improved version of the SRF-PLL structure capable of providing quality unit vector and an assessment of grid phase and frequency. In this work the evaluation was carried out by creating several nonideal grid conditions such as unbalance, voltage sag, frequency variation, harmonic distortion, and fault condition. The experimental results clearly show the superiority of the MAF-SRF-PLL under all the conditions. They also show the limitation of a fast SRF-PLL under nonideal grid condition and the use of a slow SRF-PLL for a few limited cases considering their abilities to generate good quality unit vectors.
